



HF Controls

HF CONTROLS CONTROL SYSTEM

HFC-6000 Product Line Components

**FPGA Platform
Diagnostic Design Specification**

Document No: DS901-001-81 Revision: B

Effective Date: 5 / 20 / 2015

Prepared By: Ron Chiu

Reviewed By: Eric Patrizi

Approved By: Gordon Ngo

Revision History

Date	Revision	Author	Changes
9/19/2014	A	L. Andrews	Initial Release
5/13/2015	B	Ron Chiu	Update for current implementation

Table of Contents

Section	Title	Page
1.0	Scope	3
2.0	References	4
2.1	Special Terms And Abbreviations	4
3.0	Technical Design	4
3.1	System Architecture	5
3.2	Communication Interfaces	7
3.2.1	HPI – HFC Peripheral Interface	7
3.2.2	DPM interface – Dual Ported Memory interface to DDB data	8
3.2.3	Discrete Module Ports	8
3.3	Timing Requirements	9
3.4	Activation	9
3.5	Design Methodology	9
3.6	Software Structure	9
3.6.1	Design Description	9
3.6.2	Data Structures	10
3.6.3	Data Flow	16
3.6.4	Process Control Concept	16
4.0	Software Modules	17
4.1	Diagnostic Processing Module	17
4.1.1	Source File & Interface	17
4.1.2	Main State Machine	20
4.1.3	Startup task	21
4.1.4	Check ADIO task	22
4.1.5	Check FLCOI task	23
4.1.6	Check Heartbeat task	23
4.1.7	Exception Handling (State Time Out)	24
4.1.8	Diagnostic Error output code	25
4.2	FPU system start up sequence	25
4.3	Diagnostic Process operation	26
4.3.1	Initialization diagnostics	26
4.3.2	Run Time diagnostics	27

Figure	Title	Page
FIGURE 1.	TYPICAL FPU SYSTEM DIAGRAM.....	5
FIGURE 2.	HPI WRITE OPERATION	8
FIGURE 3.	HPI READ OPERATION.....	8
FIGURE 4.	DIAGNOSTIC MODULE STATE MACHINE.....	17
FIGURE 5.	DIAGNOSTIC PROCESSING MODULE I/O.....	19
FIGURE 6.	START UP TASK FLOW CHART	22
FIGURE 7.	CHECK ADIO FLOW CHART	23
FIGURE 8.	CHECK FLCOI FLOW CHART	23
FIGURE 9.	CHECK HEARTBEAT FLOW CHART.....	24
FIGURE 10.	STATE TIME OUT FLOW CHART 1	24
FIGURE 11.	STATE TIME OUT FLOW CHART 2	25
FIGURE 12.	DIAGNOSTIC PROCESSING RESET SEQUENCE	26

TABLE	TITLE	PAGE
TABLE 1.	HPI SEMAPHORE COMMAND REFERENCE.....	10
TABLE 2.	HPI HEARTBEAT/HEAD SECTION MEMORY CONFIGURATION.....	11
TABLE 3.	HPI RQ DATA MEMORY CONFIGURATION	12
TABLE 4.	ADIO MEMORY CONFIGURATION	13
TABLE 5.	RQ DPM MEMORY CONFIGURATION.....	14
TABLE 6.	DIAGNOSTIC ERROR OUTPUT CODE REFERENCE	25

1.0 SCOPE

The primary purpose of the HFC-6000 FPGA Platform Diagnostics is to provide FPU I/O, control and communication validation for safety applications. Software design techniques are used with all FPU modules in order to provide diagnostic pathways for confirmation [

]

[

]

The purpose of this document is to act as both an overview and outline for the typical diagnostic validation process to be used on all FPU components.

2.0 REFERENCES

RS901-001-74	HFC-6000 FPGA Platform Diagnostic Requirement Specification
NUREG/CR-7006	Review Guidelines for Field-Programmable Gate Arrays in Nuclear Power Plant Safety Systems
RG 1.168	Verification, Validation, Reviews and Audits for Digital Computer Software Used In Safety Systems of Nuclear Power Plants.
RG 1.172	Software Requirements Specifications for Digital Computer Software Used in Safety Systems of Nuclear Power Plants.
WI-ENG-203	Development of Software/Firmware Design Specification

2.1 SPECIAL TERMS AND ABBREVIATIONS

AI	Analog Input
AO	Analog Output
CCA	Circuit Card Assembly
CRC	Cyclic Redundancy Check
DI	Digital Input
DO	Digital Output
DPM	Dual Port Memory
F-Link	FPGA based C-Link
FPGA	Field Programmable Gate Array
FPU	FPGA Processing Unit
FSM	Finite State Machine
HPI	HFC Peripheral Interface
I/O	Input/Output
LED	Light Emitting Diode
MBPS	Mega-bytes Per Second
PCB	Printed Circuit Board
PLL	Phase Locked Loop

3.0 TECHNICAL DESIGN

3.1 SYSTEM ARCHITECTURE

[

]

Figure 1. Typical FPU system Diagram



[

]

[

]

[

]

3.2 COMMUNICATION INTERFACES


The diagnostic processing module relies on the following communication interfaces:

3.2.1 HPI – HFC Peripheral Interface

[

]


Figure 2. HPI write operation



[

]

Figure 3. HPI read operation



[

]

3.2.2 DPM interface – Dual Ported Memory interface to DDB data

[

]

3.2.3 Discrete Module Ports

[

]

[

]

3.3 TIMING REQUIREMENTS

[

]

3.4 ACTIVATION

[

].

3.5 DESIGN METHODOLOGY

[

]

3.6 SOFTWARE STRUCTURE

[

]

3.6.1 Design Description

[

]

3.6.1.1 Main State Machine

[

]


3.6.1.2 Startup Initialization task

3.6.1.3 Check ADIO task

[

]

Table 2. HPI Heartbeat/Head Section Memory Configuration



--

Table 3. HPI RQ Data Memory Configuration

--






Table 4. ADIO Memory Configuration





[

]

Table 5 shows the RQ DPM memory configurations. [

]

Table 5. RQ DPM memory configuration

--



3.6.3 Data Flow

[


]

3.6.4 Process Control Concept

Figure 4 is the main state machine[

]

Figure 4. Diagnostic module State Machine



4.0 SOFTWARE MODULES

[

]

4.1 DIAGNOSTIC PROCESSING MODULE

4.1.1 Source File & Interface

[


]

[

]

[]

Figure 5. Diagnostic Processing Module I/O



[]

4.1.1.1 System Interface

[]

4.1.1.2 Voltage Monitoring

[]

4.1.1.3 Digital I/O image

[]

4.1.1.4 Flag Data, RQ image

[]

4.1.1.5 Sister Reset

[]

4.1.1.6 Fail-Safe control

[]

4.1.1.7 F-Link enable and data ready

[]

4.1.2 Main State Machine

[]

4.1.2.1 SYSTEM_RESET

[]

4.1.2.2 INIT_1, INIT_2

[]

4.1.2.3 CHK_V

[]

4.1.2.4 CHK_E

[]

4.1.2.5 TIME_CLR

[]

4.1.2.6 CHK_PROC

[]

4.1.2.7 CHK_ADIO

[]

4.1.2.8 CHK_FLCOI

[]

4.1.2.9 CHK_HB

[]

4.1.2.10 WDT_RTN

[]

4.1.2.11 WDT_MEM

[]

4.1.2.12 FAIL_BOARD

[]


4.1.3 Startup task

[]

[

]

Figure 6. Start Up task flow chart




4.1.4 Check ADIO task

[

]

Figure 7. Check ADIO flow chart




4.1.5 Check FLCOI task

[

]

Figure 8. Check Flcoi flow chart



4.1.6 Check Heartbeat task


[

]

[

]

Figure 9. Check Heartbeat flow chart



4.1.7 Exception Handling (State Time Out)

[

]

Figure 10. State Time Out flow chart 1




Figure 11. State Time Out flow chart 2




4.1.8 Diagnostic Error output code

[

]

Table 6. Diagnostic Error Output Code Reference


A large gray rectangular box representing the Diagnostic Error Output Code Reference table.

4.2 FPU SYSTEM START UP SEQUENCE

[

]

Figure 12. Diagnostic Processing Reset Sequence



[

]

4.3 DIAGNOSTIC PROCESS OPERATION

The following sections describe the operation of the diagnostic processing module during different phase.

4.3.1 Initialization diagnostics

[

]

[

]

4.3.2 Run Time diagnostics

[

]