



April R. Rice
Manager
New Nuclear Licensing

February 20, 2017
NND-17-0086
10 CFR 52.99(c)(1)

U. S. Nuclear Regulatory Commission
Attn: Document Control Desk
Washington, DC 20555-0001

Subject: Virgil C. Summer Nuclear Station (VCSNS) Unit 2
Combined License No. NPF-93
Docket Number 52-027
ITAAC Closure Notification on Completion of ITAAC 2.5.02.14 [Index No. 553]

Attachments: (1) References
(2) CIM Life Cycle Process

The purpose of this letter is to notify the Nuclear Regulatory Commission (NRC) in accordance with 10 CFR 52.99(c)(1) of the completion of Virgil C. Summer Nuclear Station (VCSNS) Unit 2 Inspections, Tests, Analyses, and Acceptance Criteria (ITAAC) Item 2.5.02.14 for verifying the Component Interface Module (CIM) was developed using a planned design process which provides for specific design documentation and reviews. The closure process for this ITAAC is based on the guidance described in NEI 08-01 (Reference 1), which was endorsed by the NRC in Regulatory Guide 1.215.

ITAAC Statement

Design Commitment:

14. *The Component Interface Module (CIM) is developed using a planned design process which provides for specific design documentation and reviews.*

Inspections, Tests, Analyses:

An inspection and or an audit will be performed of the processes used to design the hardware, development software, qualification and testing.

Acceptance Criteria:

A report exists and concludes that CIM meets the below listed life cycle stages.

Life cycle stages:

- a. Design requirements phase, may be referred to as conceptual or project definition phase*
- b. System definition phase*
- c. Hardware and software development phase, consisting of hardware and software design and implementation*
- d. System integration and test phase*
- e. Installation phase*

ITAAC Determination Basis

An inspection was performed to review the design processes used for the CIM life cycle stages. The inspection was performed of the processes used to design the hardware, development software, qualification and testing to demonstrate that the CIM meets the below listed life cycle stages. An inspection of the results of each of the processes was also performed.

Life cycle stages:

- a. Design requirements phase, may be referred to as conceptual or project definition phase
- b. System definition phase
- c. Hardware and software development phase, consisting of hardware and software design and implementation
- d. System integration and test phase
- e. Installation phase

The ITAAC 2.5.02.14: Component Interface Module Design Process Technical Report (Reference 2) documents the inspection of the processes and the results of each phase of the CIM life cycle stages identified in the acceptance criteria. The processes and the results of each phase used to fulfill the requirements of the acceptance criteria are summarized in Attachment 2.

Qualification of the CIM was performed in accordance with the methods described in the V.C. Summer Units 2 & 3 Updated Safety Analysis Report, Appendix 3D, "Methodology for Qualifying AP1000 Safety-Related Electrical and Mechanical Equipment" (Reference 3). Review of equipment qualification documentation concluded the qualification was completed in accordance with the approved methodology and is documented in Reference 2.

Reference 2 concludes that the CIM meets each of the life cycle stages described in the acceptance criteria.

ITAAC Finding Review

In accordance with plant procedures for ITAAC completion, SCE&G performed a review of ITAAC findings pertaining to the subject ITAAC and associated corrective actions. This review found four (4) Notices of Nonconformance (NON) associated with this ITAAC:

1. Notice of Nonconformance 99900404/2014-201-01
2. Notice of Nonconformance 99900404/2014-201-02
3. Notice of Nonconformance 99901404/2011-201-04
4. Notice of Nonconformance 99901404/2011-201-05

The corrective actions for each finding have been completed and each finding is closed. This review is documented in the completion package for ITAAC 2.5.02.14 (Reference 4), which is available for NRC inspection.

ITAAC Completion Statement


Based on the above information, SCE&G hereby notifies the NRC that ITAAC 2.5.02.14 was performed for VCSNS Unit 2 and that the prescribed acceptance criteria are met.

Systems, structures, and components verified as part of this ITAAC are being maintained in their as-designed, ITAAC compliant condition in accordance with approved plant programs and procedures.

We request NRC staff confirmation of this determination and publication of the required notice in the Federal Register per 10 CFR 52.99(e)(1).

If there are any questions, please contact Ryder Thompson at (803) 941-9812.

Sincerely,

A handwritten signature in black ink, appearing to read "April R. Rice".

April R. Rice
Manager
Nuclear Licensing
New Nuclear Deployment

RT/AR/hz

- c. Document Control Desk
William Jones- NRC
Tomy Nazario – Senior Resident
Patrick Heher - NRC
Thomas R. Fredette – NRC
Billy Gleaves – NRC
James Reece – NRC
Michael Ernstes – NRC
Marion Cherry – Santee Cooper
Stephen A. Byrne – SCE&G
Jeffrey B. Archie – SCE&G
Ronald A. Jones – SCE&G
Alan Torres – SCE&G
Ryder Thompson – SCE&G
Nick Kellenberger – SCE&G
April Rice – SCE&G
Justin Bouknight – SCE&G
Alvis J. Bynum – SCE&G
Kyle Young – SCE&G
Cynthia Lanier – SCE&G
Kathryn M. Sutton – Morgan Lewis
Carl Churchman – Westinghouse
William Macecevic – Westinghouse
Brian McIntyre – Westinghouse
Brian J. Bedford – Westinghouse
Curtis Castell – WECTEC
Chuck Baucom – WECTEC
Peter Leroy – WECTEC
vcsummeremail@westinghouse.com
vcsummer2&3project@westinghouse.com
DCRM-EDMS@SCANA.COM

Attachment 1

References (available for NRC inspection):

1. NEI 08-01, "Industry Guideline for the ITAAC Closure Process Under 10 CFR Part 52."
2. APP-GW-GLR-611, "ITAAC 2.5.02.14: Component Interface Module Design Process Technical Report"
3. V.C. Summer Unit 2 and 3 Updated Final Safety Analysis Report, Appendix 3D, "Methodology for Qualifying AP1000 Safety-Related Electrical and Mechanical Equipment"
4. ITAAC 2.5.02.14 Completion Package

Attachment 2

CIM Life Cycle Process

Acceptance Criteria	Phase Description	Process Followed	Phase Result
a. Design requirements phase	During the concept portion of the design requirements phase, the project requirements of the CIM subsystem (CIM and Safety Remote Node Controller [SRNC]) are developed.	<p>Strategy and Concept Exploration:</p> <ul style="list-style-type: none"> - Defining overall project strategy, schedule, milestones, assurance requirements and verification strategy - Exploring conceptual approaches to new CIM/SRNC design. Considerations include budgetary data and life cycle constraints and benefits <p>Design Reviews:</p> <ul style="list-style-type: none"> - Reviewing and providing feedback on project requirements documents 	<ul style="list-style-type: none"> - CIM-SRNC Development Project Plan - SRNC Requirements Specification - CIM Logic Specification - CIM Hardware Requirements Specification
	During the planning portion of the design requirements phase, planning documents created.	<p>CIM-SRNC Project Plan:</p> <ul style="list-style-type: none"> - Establishes a high level description of project, identifies key personnel and project deliverables, identifies Standards and regulatory requirements, and establishes controls for supplier control and software development <p>CIM-SRNC Requirements Specifications:</p> <ul style="list-style-type: none"> - Identifies hardware and functional requirements for the CIM and SRNC <p>CIM Logic Specification:</p> <ul style="list-style-type: none"> - Identifies the functional logic requirements for the CIM 	<ul style="list-style-type: none"> - CIM-SRNC Software Program Manual - CIM-SRNC Management Plan - CIM-SRNC Quality Assurance Plan - CIM-SRNC Independent Verification and Validation (IV&V) Plan - CIM-SRNC Configuration Management Plan - CIM-SRNC Test Plan - CIM-SRNC Field Programmable Gate Array (FPGA) Development Plan

Acceptance Criteria	Phase Description	Process Followed	Phase Result
b. System definition phase	During the system definition phase, the software and hardware requirements are developed.	<p>CIM-SRNC FPGA Development Plan:</p> <ul style="list-style-type: none"> - Guides the development and documentation of software requirements <p>CIM-SRNC FPGA Development Procedure:</p> <ul style="list-style-type: none"> - FPGA requirements are derived from higher-level requirements <p>Design Verification Procedure (IV&V):</p> <ul style="list-style-type: none"> - Independently reviews software requirements documents by the IV&V team 	<ul style="list-style-type: none"> - CIM and SRNC FPGA Requirements Specifications - CIM and SRNC Requirements Traceability Matrices - CIM-SRNC Software Hazards Analysis Report - CIM and SRNC Reliability Analyses - CIM-SRNC IV&V Phase Summary Report
c. Hardware and software development phase	During the design portion of the hardware and software development phase, the software and hardware design documentation describing architecture and interface is generated.	<p>CIM-SRNC FPGA Development Plan:</p> <ul style="list-style-type: none"> - Controls the design of the CIM and SRNC software <p>CIM-SRNC Configuration Management Plan:</p> <ul style="list-style-type: none"> - Guides the production of CIM and SRNC FPGA designs and design documents <p>CIM-SRNC IV&V Plan</p> <ul style="list-style-type: none"> - Describes the techniques, procedures, and methodologies used to provide IV&V for the CIM-SRNC development 	<ul style="list-style-type: none"> - CIM and SRNC FPGA Software Design Descriptions - CIM-SRNC IV&V Phase Summary Report
	During the implementation portion of the hardware and software development phase, software is developed and hardware is manufactured.	<p>CIM-SRNC Design Tools:</p> <ul style="list-style-type: none"> - Describes the tools approved for use in developing the software designs <p>CIM-SRNC Test Plan:</p> <ul style="list-style-type: none"> - Controls the process of verifying the CIM and SRNC designs meet functional requirements <p>CIM-SRNC Management Plan:</p> <ul style="list-style-type: none"> - Guides the production of CIM and SRNC hardware designs and design documents <p>CIM-SRNC IV&V Plan</p> <ul style="list-style-type: none"> - Describes the techniques, procedures, and methodologies used to provide IV&V for the CIM-SRNC development 	<ul style="list-style-type: none"> - FPGA Code Binary Files - CIM-SRNC Software Hazard Analysis Report - CIM and SRNC Reliability Analyses - CIM-SRNC Hardware Drawings - CIM and SRNC Components

Acceptance Criteria	Phase Description	Process Followed	Phase Result
d. System integration and test phase	During the system integration phase, both the software and hardware are integrated and tested.	<p>CIM and SRNC FPGA Build Procedures:</p> <ul style="list-style-type: none"> - Controls the process of converting software into gate logic and flashing that logic to the target FPGAs <p>CIM-SRNC Test Plan:</p> <ul style="list-style-type: none"> - Controls engineering testing used to verify functionality and function requirements <p>CIM-SRNC Subsystem Test Procedure:</p> <ul style="list-style-type: none"> - Controls the validation testing of the FPGA Logic <p>CIM-SRNC IV&V Plan</p> <ul style="list-style-type: none"> - Describes the techniques, procedures, and methodologies used to provide IV&V for the CIM-SRNC development. 	<ul style="list-style-type: none"> - CIM-SRNC IV&V Simulation Environment Test Report - CIM-SRNC Subsystem Test Report - CIM-SRNC IV&V Phase Summary Report
e. Installation phase	During the installation phase, the Field Programmable Gate Array (FPGA) design are installed into the hardware and verified through production testing.	<p>FPGA Logic Loading Procedures:</p> <ul style="list-style-type: none"> - Controls the installation of the FPGAs into the Printed Circuit Board Assemblies <p>Final Acceptance Testing Procedures:</p> <ul style="list-style-type: none"> - Controls the validation testing for the full CIM and SRNC assemblies <p>CIM-SRNC IV&V Plan</p> <ul style="list-style-type: none"> - Describes the techniques, procedures, and methodologies used to provide IV&V for the CIM-SRNC development 	<ul style="list-style-type: none"> - Manufacturing Records for chip flashing, testing, inspections, etc. - CIM-SRNC IV&V Phase Summary Report