

**REVISED RESPONSE TO REQUEST FOR ADDITIONAL INFORMATION****APR1400 Design Certification****Korea Electric Power Corporation / Korea Hydro & Nuclear Power Co., LTD****Docket No. 52-046****RAI No.: 274-8277****SRP Section: 7.1 - Instrumentation and Controls****Application Section: 7.1, 7.3, and 10.2****Date of RAI Issue: 10/27/2015****Question No. 07.01-40**

Clarify the terms used in APR1400 FSAR Tier 2, Table 7.2-7, "Failure Mode and Effects Analysis for the Plant Protection System," Item 2-14, and clarify why an improper CEA position renders a CPC inoperable and changes the voting logic.

10 CFR 50.55a(h)(3) states, in part, that an application filed on or after May 13, 1999, for design certifications must meet the requirements for safety systems in IEEE Std. 603-1991 and the correction sheet dated January 30, 1995. Clause 5.1 of IEEE Std. 603-1991, states, in part, "The safety systems shall perform all safety functions required for a design basis event in the presence of: (1) any single detectable failure within the safety systems concurrent with all identifiable but non-detectable failures; (2) all failures caused by the single failure; and (3) all failures and spurious system actions that cause or are caused by the design basis event requiring the safety functions.

For the APR1400 FSAR Tier 2, Table 7.2-7, "Failure Mode and Effects Analysis for the Plant Protection System," Item 2-14, Failure Mode Item b), identifies the following failure terms:

- a. Unrecognized software malfunctions
- b. Erroneous control element assembly (CEA) position transmission and indication
- c. Improper CEA position

It is unclear to the staff what these terms mean with respect to the failure analysis. In addition, it is unclear to the staff how an improper CEA position renders a core protection calculator (CPC) channel inoperable and changes the logic to 2-out-of-2 coincidence. Describe and define the failure terms used: software malfunction, erroneous CEA position, erroneous CEA indication, and improper CEA position. In addition, clarify why an improper CEA position renders a CPC inoperable, and changes the logic to 2-out-of-2 coincidence (e.g. does the voting logic change to 2-out-of-2). Provide diagrams regarding the operation of the CPCS in the APR1400 FSAR to support these clarifications.

**Response**

TS

### **Supplemental Response – (Rev. 1)**

The definitions of the different types of CPCS failures discussed in the response will be added to the APR1400 DCD Tier 2 as indicated in the attachment.

In addition, DCD Tier 2, Figure 7.2-4, “CEA Position Signal Flow for CPCS,” will be modified because it was missing a CPP output signal from the Channel D CPP1 module.

The correction made to the diagram for the input to CPP2A in this revised supplemental response also supersedes the diagram supplied in RAI 50-7911 Question 07.02-08 (ML15265A591).

---

### **Impact on DCD**

Table 7.2-7 and Figure 7.2-4 of DCD Tier 2 will be revised, as indicated in the attachment associated with this response.

**Impact on PRA**

There is no impact on the PRA.

**Impact on Technical Specifications**

There is no impact on the Technical Specifications.

**Impact on Technical/Topical/Environmental Reports**

The Safety I&C System Technical Report "APR1400-Z-J-NR-14001" will be revised, as indicated in the attachment associated with this response.

## APR1400 DCD TIER 2

Sup RAI 274-8277, 07.01-40

Table 7.2-7 (24 of 68)

No.	Name	Failure Mode	Cause	Symptoms and Local Effects Including Dependent Failures	Method of Detection	Inherent Compensating Provision	Effect on PPS	Remarks and Other Effects
2-9	CPC digital output (DO) module	DO module failure	Failures resulting in I/O Diagnostics indicating module failure	CPC WDT timeout. DNBR/LPD channel trips and pre-trips, CWP, "CPC Fail" annunciation	<ul style="list-style-type: none"> <li>• DNBR/LPD channel trip/pre-trip</li> <li>• CPC Fail annunciators and indication at OM/MTP</li> <li>• CPC Trouble indication at OM/MTP</li> <li>• Diagnostics indicate DO module failure.</li> <li>• Local DO Module Fault lamp on, green Run lamp off</li> </ul>	<ul style="list-style-type: none"> <li>• Single PPS channel trip</li> <li>• Three-channel redundancy</li> </ul>	RPS logic for function is converted to 1-out-of-2 coincidence logic.	To restore the system logic to 2-out-of-3 coincidence logic, the bypassed channel is returned to operation and the failed channel is bypassed. Module failures are monitored and cause CPC WDT timeouts.
2-10	CPC processor module (PM)	a) OFF; processor off. Failure of either the processor or communication section	Loss of module power; software execution stops	Watchdog timer timeout, DNBR and LPD trip/pre-trip/CWP output contact opening. Also CPC Fail OM/MTP indication.	<ul style="list-style-type: none"> <li>• Channel DNBR/LPD channel trip and pre-trip, CWP, also CPC Fail, annunciation CPC trouble indication on OM/MTP</li> <li>• CPC processor fault lamp on, green Run lamp out</li> </ul>	<ul style="list-style-type: none"> <li>• Single PPS channel trip</li> <li>• Three-channel redundancy</li> </ul>	The RPS logic is converted to 1-out-of-2 coincidence logic.	To restore the system logic to 2-out-of-3 coincidence logic, the bypassed channel is returned to operation and the failed channel is bypassed.
		b) ON; processor running, CPC fails to trip for a bona fide trip condition.	Erroneous inputs, improper addressable constant, Unrecognized hardware or software malfunction.	Change in DNBR/LPD margin indication value of QIAS-N and IPS.	<ul style="list-style-type: none"> <li>• Four channel comparison</li> <li>• DNBR/LPD margin indication of QIAS-N and IPS</li> </ul>	<ul style="list-style-type: none"> <li>• Three-channel redundancy</li> </ul>	The RPS logic is converted to 2-out-of-2 coincidence logic (assuming no channel trip)	

\* Unrecognized software malfunctions: Software failures which cannot be detected by system and application diagnostics.

## APR1400 DCD TIER 2

Sup RAI 274-8277, 07.01-40

Table 7.2-7 (26 of 68)

No.	Name	Failure Mode	Cause	Symptoms and Local Effects Including Dependent Failures	Method of Detection	Inherent Compensating Provision	Effect on PPS	Remarks and Other Effects
2-12	CEAC 1 processor module (PM) processor section	a) OFF; processor off	Loss of module power; software execution stops	<ul style="list-style-type: none"> <li>CEAC 1 watchdog timer timeout, CEAC 1 fail indication on OM/MTP.</li> <li>Channel trouble indication / annunciation.</li> <li>CEAC 1 fail flag to CPC in the same channel.</li> </ul>	<ul style="list-style-type: none"> <li>CEAC 1 fail indication on OM/MTP</li> <li>Channel trouble indication / annunciation CEAC 1 processor fault lamp on, green run lamp out</li> </ul>	Two redundant CEACs in each channel.	<ul style="list-style-type: none"> <li>Affected CPC uses the last valid PF from the failed CEAC or the current PF from the operable CEAC, whichever is larger.</li> <li>If the other CEAC is failed/declared inoperable/or in test, a large pre-assigned PF is assumed in that CPC.</li> </ul>	Operation with a single failed CEAC in one or more channels addressed in LCO 3.3.3.
		b) ON; processor running, CEAC fails to detect proper CEA position, or otherwise fails to produce desired results.	Erroneous inputs, unrecognized hardware or software malfunction;	<ul style="list-style-type: none"> <li>Possible inconsistency in CEA position with respect to other CEAC/pulse count.</li> <li>Failure to properly indicate CEA motion.</li> </ul>	<ul style="list-style-type: none"> <li>Cross channel comparison of CEA position</li> </ul>	Two redundant CEACs in each channel.	<ul style="list-style-type: none"> <li>Affected CPC uses the higher of the PFs from the two CEACs in the affected channel.</li> <li>CEAC 1 is the preferred source of Target CEA position to the CPC *</li> <li>If target CEA position is improper, could get improper channel response to a valid subgroup deviation or groups out of sequence.</li> <li>If so, only one CPC channel is affected.</li> <li>RPS logic is converted to a 2-out-of-2 coincidence logic.</li> </ul>	<p>To restore the PPS logic to 2-out-of-3 coincidence, the bypassed channel is returned to operation and the failed channels are bypassed.</p> <p>Note that on line diagnostics identify problems in CEAC module and generate CEAC failure.</p>

\* Improper CEA positions: Erroneous CEA positions which cannot generate the DNBR/LPD trip.

## APR1400 DCD TIER 2

Sup RAI 274-8277, 07.01-40

Table 7.2-7 (28 of 68)

No.	Name	Failure Mode	Cause	Symptoms and Local Effects Including Dependent Failures	Method of Detection	Inherent Compensating Provision	Effect on PPS	Remarks and Other Effects
2-14	CEA position processor 1 in channels A or B. Processor and/or communication section.	a) OFF; processor off	Loss of module power; software execution stops.	<ul style="list-style-type: none"> <li>• CPP1 watchdog timer timeout, CPP trouble OM/MTP indication, channel Trouble annunciation.</li> <li>• Loss of alternate source of RSPT 1 CEA position transmission to CEAC 1 in all four channels.</li> <li>• Loss of preferred source of target CEA position in channel of origin.</li> <li>• Loss of receive ports for alternate CEA position to CEAC 1.</li> </ul>	<ul style="list-style-type: none"> <li>• CPP trouble OM/MTP indication, channel trouble annunciation in all four channels and channel trouble indication on OM/MTP in all 4 channels due to loss of 1 of 2 redundant sources of CEA position input</li> <li>• Run lamp out on affected CPP</li> <li>• Diagnostics identify loss of SDL input to CPC.</li> <li>• WDT in the affected CPP provide failure to CPC</li> </ul>	<ul style="list-style-type: none"> <li>• CPPs 1 and 2 are redundant in each channel.</li> <li>• CPP 2 in channels A and B is preferred source of CEAC 1 CEA position in all channels, and alternate source of target CEA position.</li> </ul>	<p>None.</p> <p>CEAC 1 in all channels normally receives CEA position from CPP2.</p> <p>Target CEA position input in affected channel is switched from the CEAC 1 to CPC SDL to the CEAC 2 to CPC SDL.</p> <p>Loss of CPP 1 receives ports in channels A and B disables the alternate source of SDL input to CEAC 1.</p> <p>This has no effect on CEAC 1 since the preferred SDL input is directly to the CEAC processor receive port.</p>	Operation with a single failed CEAC in one or more channels addressed in LCO 3.3.3.
		b) ON; Erroneous CEA position transmitted	Unrecognized hardware or software malfunction	<ul style="list-style-type: none"> <li>• Failure to provide proper alternate source of CEA position in CEAC 1 in all channels.</li> <li>• Possible failure of preferred source of target CEA position transmission in channel of origin</li> </ul>	<ul style="list-style-type: none"> <li>• Possible erroneous target CEA position indication</li> <li>• If problem is due to processor failure, this is detected by on line diagnostics and a CPP trouble/CPP WDT time out.</li> </ul>	<ul style="list-style-type: none"> <li>• CPP1 is alternate source for CEAC 1 position indication, and is normally selected</li> <li>• CPP1 is source position CEA position improper channel</li> <li>• 3-channel</li> </ul>	<p>None.</p> <p>If target CEA position is improper, one CPC</p>	<p>To restore the PPS logic to 2-out-of-3 coincidence logic, the bypassed channel is returned to operation and the failed channels are bypassed</p>

\* Erroneous CEA position transmitted: When CEA values are different from reading values transmitted from the analog input modules to the CPP/CEAC/CPC processors.

## APR1400 DCD TIER 2

The figure will be replaced with the next page.

Sup RAI 274-8277, 07.01-40




Figure 7.2-4 CEA Position Signal Flow for CPCS






Figure 7.2-4 CEA Position Signal Flow for CPCs

**LIST OF TABLES**

Table 4-1	Summary of RPS and ESFAS Initiation Function .....	27
Table 4-2	Summary of QIAS-P I/O Signals .....	75
Table 6-1	Environmental Design Requirements .....	96
Table C.5.1-1	RSPT1 and RSPT2 Channel Assignment .....	C21

The statement will be added.

**LIST OF FIGURES**

Figure 4-1	APR1400 I&C System Overview Architecture .....	24
Figure 4-2	Diversity Design Concept between Protection System and Diverse Protection System .....	25
Figure 4-3	PPS Functional Block Diagram .....	26
Figure 4-4	PPS Block Diagram .....	37
Figure 4-5	PPS Division A Trip Path Diagram .....	38
Figure 4-6	Overlap in Functional Testing for the PPS .....	39
Figure 4-7	Watchdog Timer for PPS .....	40
Figure 4-8	CPCS Block Diagram .....	46
Figure 4-9	CPCS Function Block Diagram .....	50
Figure 4-10	CPCS Interface Block Diagram .....	55
Figure 4-11	Watchdog Timer for CPCS .....	56
Figure 4-12	ESF-CCS Functional Block Diagram .....	57
Figure 4-13	ESF-CCS Functional Configuration .....	64
Figure 4-14	ESF-CCS Block Diagram .....	65
Figure 4-15	Simplified Component Control Logic .....	66
Figure 4-16	Watchdog Timer for ESF-CCS .....	67
Figure 4-17	QIAS-P Block Diagram .....	71
Figure 4-18	Safety I&C Data Communication System .....	80
Figure 4-19	Data Communication between Redundant Divisions in PPS .....	81
Figure 4-20	Interface & Test Processor Data Link .....	83
Figure 4-21	Data Communication from ITP to QIAS-N .....	83
Figure 4-22	Data Communication from MTP to IPS .....	84
Figure 4-23	System Directory – Primary Systems .....	87
Figure 4-24	System Directory – Secondary Systems .....	87
Figure 4-25	System Mimic Page .....	88
Figure 4-26	ESCM Soft Control Template - Discrete Type (Example) .....	88

← The statement will be added.

The number is  
changed.

- Qualified indication and alarm system - non-safety
- Vital bus power supply system
- Field sensors

The figure will be added.

#### 4.3.4.1 Auxiliary Process Cabinet-Safety

The CPC processor receives the pressurizer pressure signals from the APC-S used for DNBR and LPD calculation.

#### 4.3.4.2 Ex-core Neutron Flux Monitoring System

The CPC processor receives the linear sub-channel power signals from the ENFMS. These are used for the reactor power calculation and power distribution calculation.

#### 4.3.4.3 Reactor Coolant Pump Shaft Speed Sensing System

The CPC processor receives RCP speed signal from reactor coolant pump shaft speed sensing system (RCPSSSS) for the flow rate calculation.